



**Fig. 4: Invented Parallel computer Architecture/organization**